

AMENDMENTS TO THE CLAIMS

1. (Previously Presented) An interface circuit for processing an analog color signal comprising:
 - a phase locked loop (PLL) circuit adapted to generate a plurality of phased signals from a synchronizing signal that is associated with the analog color signal;
 - a phase adjuster adapted to generate an adjustable delay signal from two of the plurality of phased signals that are apart from each other by an odd multiple of approximately 45 degrees; and
 - an analog to digital converter adapted to improve processing of the analog color signal by choosing an adjustment to the delay signal, wherein at least one simulated phase signal is provided.
2. (Original) The circuit of claim 1, wherein
 - the synchronizing signal is intended to generate a pixel clock in a display, and
 - the phased signals replicate those of the pixel clock.
3. (Previously Presented) The circuit of claim 1, wherein
 - the phase adjuster includes:
 - a first phase selector for selecting a first one of the phased signals;
 - a second phase selector for selecting a second one of the phased signals; and
 - a phase mixer for multiplying the first selected phased signal with a first weight,
 - multiplying the second selected phased signal with a second weight, and adding together
 - the first and the second multiplied phased signals to derive the adjustable delay signal.
4. (Original) The circuit of claim 3, wherein
 - the phase adjuster further includes:
 - a decoder to generate phase selection signals for selecting the first and second phased signals.
5. (Currently Amended) The circuit of claim 4, wherein
 - the first selected phased signal, the second selected phased signal, and at least one ~~some of~~
 - the selected phase information ~~selection signal~~ `[[s]]` are received into the phase mixer.

means for choosing an adjustment to the adjustable delay signal to improve conversion of the color signal into digital form., wherein at least one simulated phase signal is provided.

12. (Original) The device of claim 11, wherein
the means for deriving the phased signals includes phase locked loop (PLL) circuit.
13. (Previously Presented) A method for generating delay signal for processing an analog color signal, comprising:
deriving a plurality of phased signals from a synchronizing signal associated with the analog color signal;
deriving the delay signal from two of the plurality of phased signals that are apart from each other by an odd multiple of approximately 45 degrees, wherein a delay generated by the delay signal is adjustable; and
choosing an adjustment to the delay signal to improve conversion of the analog color signal into digital form, wherein at least one simulated phase signal is provided.
14. (Original) The method of claim 13, wherein
the phased signals are derived in a phase locked loop (PLL) circuit.
15. (Previously Presented) The method of claim 14, wherein
the synchronizing signal is intended to generate a pixel clock in a display, and
the phased signals replicate those of the pixel clock.
16. (Original) The method of claim 13, wherein
deriving is performed by:
determining the location of a general requested delay in a phase diagram; and
selecting the two phased signals such that they define a sector between on the phase diagram that encompasses the general required delay.

arranged to receive the first weight signal at the first node;

a first differential pair having at least a first input, a second input, and an output, wherein the first differential pair is arranged to receive the first selected phased signal at the first input, and wherein the second input is connected to the second node;

a second switch coupled between a third node and a fourth node, wherein the second switch is arranged to receive the first weight signal at the third node;

a second differential pair having at least a first input, a second input, and an output, wherein the second differential pair is arranged to receive the first selected phased signal at the first input, and wherein the second input is connected to the fourth node;

a third switch coupled between a fifth node and a sixth node, wherein the third switch is arranged to receive the first weight signal at the fifth node; and

a third differential pair having at least a first input, a second input, and an output, wherein the third differential pair is arranged to receive the second selected phased signal at the first input, and wherein the second input is connected to the sixth node.

25. (New) The circuit of claim 24, wherein the phase mixer further includes:

a fourth switch coupled between a seventh node and an eighth node, wherein the fourth switch is arranged to receive the second weight signal at the seventh node; and

a fourth differential pair having at least a first input, a second input, and an output, wherein the fourth differential pair is arranged to receive the second selected phased signal at the first input, and wherein the second input is connected to the eighth node, wherein the outputs of the differential pairs are connected to an output bus.

26. (New) The circuit in claim 24, wherein the at least one selected phase information signal activates one of the first differential pair or the second differential pair, wherein if the first differential pair is activated, the first switch is closed and the second switch is open, and wherein if the second differential pair is activated, the first switch is open and the second switch is closed.